
229
XMEGA A [MANUAL]
8077I–AVR–11/2012
20.7.2 INTCTRL – Interrupt Control register
Bit 7:2 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 1:0 – INTLVL[1:0]: Interrupt Level
20.7.3 STATUS – Status register
Bit 7 – IF: Interrupt Flag
This flag is set when a serial transfer is complete and one byte is completely shifted in/out of the DATA register. If SS is
configured as input and is driven low when the SPI is in master mode, this will also set this flag. IF is cleared by hardware
when executing the corresponding interrupt vector. Alternatively, the IF flag can be cleared by first reading the STATUS
register when IF is set, and then accessing the DATA register.
Bit 6 – WRCOL: Write Collision Flag
The WRCOL flag is set if the DATA register is written during a data transfer. This flag is cleared by first reading the
STATUS register when WRCOL is set, and then accessing the DATA register.
Bit 5:0 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
0
11
ClkPER/128
1
00
ClkPER/2
1
01
ClkPER/8
1
10
ClkPER/32
1
11
ClkPER/64
CLK2X
PRESCALER[1:0]
SCK frequency
Bit
76543210
+0x01
–
INTLVL[1:0]
Read/Write
RRRRRR
R/W
Initial Value
00000000
Bit
76543210
+0x02
IF
WRCOL
–
Read/Write
RRRRRRRR
Initial Value
00000000